

CS 315-02 Project 04 Midterm

Midterm on Thursday

You can bring one page of notes (front and back)

IG tomorrow


loads and stores

lw load word

lw to, 8(sp)

↑ offset (imm)
↑ base addr

$$\begin{aligned} \text{target_address} &= \text{base} + \text{offset} \\ &= \text{base} + \text{imm} \end{aligned}$$



I-type

$\text{int64_t imm} = \text{sign_extend}(\text{vimm}, 11);$

$\text{uint64_t target_address};$


$\text{target_address} = \text{rsp} \rightarrow \text{regs}[\text{rs1}] + \text{imm};$

$\text{rsp} \rightarrow \text{regs}[\text{rd}] = *(\text{uint32_t} *) \text{target_address};$

↑

S-type

sw to, 8(sp)



uint64_t imm11_5;

uint64_t imm4_0;

uint64_t imm = << <<

int64_t imm = sign_extend((uint64_t)imm, 11);

uint64_t target_address;

target_address = rsp + regs[rs1] + imm;



*((uint32_t *)target_address) = (uint32_t)rsp + regs[rs2]

Cache Direct Mapped


	✓	tag	data(word)
3			
2			
1			
0			

slots
slot index

$$\begin{aligned} \text{addr_word} &= \text{addr} / 4; \\ \text{slot index} &= \text{addr_word} \% (\# \text{ slots}) \\ &= \text{addr_word} \% 4 \end{aligned}$$






word_addr	byte_addr	bits	tag
0	0	0000 0000 0000 0000	0000
1	4	0000 0000 0000 0100	0100
16	64	0000 0000 0100 0000	0100
17	68	0000 0000 0100 0100	0100
32	128	0000 0000 1000 0000	1000
33	132	0000 0000 1000 0100	1000



$$2^4 = 16$$

Instruction Cache vs Data Cache

Processors



Why?
Spatial

Cache Block Size



	tag	w ₃	w ₂	w ₁	w ₀
3					
2					
1		w ₃	w ₂	w ₁	w ₀
0					

$$\text{addr_word} = \text{addr} / 4;$$

$$\text{addr_block} = \text{addr_word} / 4;$$

$$\text{addr_block} = \text{addr} / 16;$$

$$\text{slot_index} = \text{addr_block} \% 4$$



slot_index = (addr >> 4) & 0b11;

block_index = (addr >> 2) & 0b11;

MISS

addr_word = 6
addr = 24

rem = addr_word % 4
= 6 % 4 = 2


addr_word_block_start = addr_word - rem;
6 - 2 = 4

addr = addr_word * 4
addr = 4 * 4 = 16

uint32_t block[4];

block[0] = *(uint32_t*) addr ;

block[1] = *(uint32_t*) addr + 4 ;



word_addr	byte_addr	bits
6	24	0000 0000 0061 1000
4	16	0000 0000 0001 0000

$$\text{addr_block_start} = (\text{addr} \gg 4) \ll 4$$

$$\text{addr_block_mask} = 0xFFFF FFFF FFFF FFF0;$$

$$\text{addr_block_start} = \text{addr} \& \text{addr_block_mask};$$

Cache Set Associative

